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Abstract—Resistive open faults (ROFs) represent common
manufacturing defects in integrated circuit (IC) interconnects
and result in delay faults that cause timing failures and reliability
risks. The non-monotonic dependence of ROF-induced delay fault
on supply voltage (VDD) poses a concern on whether single-VDD
testing would suffice low power nanometric designs. Our analysis
shows multi-VDD test could be required depending on test speed
selection. This knowledge can be exploited in small delay fault
testing to reduce chances of test escapes while minimizing cost.
Index Terms—Resistive Opens, Low Power Design, Variability,
Detectability, Multi-VDD Test, Small Delay Faults
I. INTRODUCTION
RESISTIVE open faults (ROFs) represent degradationin conductivity within a circuit’s interconnects, due to
inevitable manufacturing failures in current and emerging
technologies [1], [2]. Such faults cause performance failures
and reliability risks whose magnitude is not only voltage-
sensitive but also influenced by the electrical characteristics
of driving and driven CMOS networks [3]–[5]. The resulting
impact (delay faults) can be detected in silicon by at-speed
tests or faster-than-at-speed tests depending on whether the
accumulative delay of the infected path exceeds the delay of
the longest path of the design [6], [7]. The investigation of
optimal fault detectability dependence on VDD gains attention
due to test escapes minimization interest especially for low
power designs employing dynamic voltage scaling [8]. Pre-
vious research [4], [9], [10] suggested testing at the highest
voltage level, but have not shown whether testing at the highest
voltage level would always yield optimal detectability.
Consequently, the work reported here attempts to answer
whether multi-VDD testing is required when a range of supply
and threshold voltages is provided. The ultimate goal is to eval-
uate the viability of multi-VDD testing for future nanometric
ICs designed for low power and subject to variability. This
is carried out by performing accurate circuit-level simulations
for benchmark designs using nanometric technological models.
Our analysis shows that determining whether multi-VDD is
required is test speed dependent especially for faster-than-at-
speed testing.
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Fig. 1. Inverter Chain Example: (a) Faulty path with marks around the faulty
segment, (b) Long path
This brief is organized as follows: a qualitative analysis
on the voltage-detectability dependencies is presented in Sec-
tion II. Fault detectability results using benchmark circuits
simulation is explained and discussed in Sections III and IV.
Concluding remarks are given in Section V.
II. FAULT DETECTABILITY DEPENDENCIES
To qualitatively analyze the detectability dependency on the
supply voltage and its implication on test, inverters chains, as
shown in Fig. 1, are considered. The figure shows a chain with
resistance RO emulating the lump resistance of an open fault
and interconnect. A longer path with stages NL is introduced
to provide test clock period values. It is assumed that this long
path is the longest in a given set of paths and not necessarily
the longest in the circuit so to enable generalization for at-
speed and faster-than-at-speed testing cases.
The propagated fault effect through the faulty path can only
be detectable if the detectability defined as the ratio of the
delay of the sensitized faulty path (tDf ) to the test clock period
(TCP ) is ≥ 1. Therefore,
Detectability =
tDf
TCP
≥ 1. (1)
The test clock period will be equalized here to the propaga-
tion delay of the long path. Assuming the path has NL number
of logic stages with equal propagation delay per stage, this
yields:
tD(RO) + tD(Nf − 1)
TCP
=
tD(RO) + tD(Nf − 1)
tD(NL)
≥ 1 (2)
Where, tD(RO) is the delay exclusively contributed by the
faulty segment; tD(Nf−1) is the delay of the path without the
faulty segment; and tD(NL) is the delay of the longest path.
For further analysis of the delay contributed by the fault, an
expanded schematic of the faulty segment in Fig. 1a is plotted
in Fig. 2. In Fig. 2a, the parasitic capacitances of the driving
2and driven transistors are lumped in capacitors Cpi and Ci+1,
whereas the interconnect parasitic capacitances are represented
by C1 and C2. For rising transition at driven CMOS network,
the faulty segment can effectively be reduced to an equivalent
pi model as shown in Fig. 2b.
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Fig. 2. Faulty segment: (a) Driving and driven gates, (b) Equivalent pi-model
Circuit
An approximate expression for the delay contributed by the
faulty segment can be obtained as follows:
tD(RO) = Kc × (Ri(C ′1 + C
′
2) +RO × C
′
2) (3)
Kc is a delay constant for this pi-modeled RC circuit. Ri is
the average channel resistance calculated as the ratio between
channel voltage to current as in Equation (4):
Ri =
VDD
Kr(VDD − Vt)α (4)
Where Kr is a transconductance parameter related to the
transistor channel size and α is a technology-dependent coef-
ficient. The propagation delay of an inverter chain with equal
delay stages can generally be obtained by multiplying the
number of logic gates (N ) by the gate delay as in Equation (5):
tD(N) = N ×
(
(C
′
1 + C
′
2)VDD
Kt(VDD − Vt)α
)
(5)
Where Kt is a parameter related to the transistor channel
size and C is the capacitance of the driven gate. Substituting
Equation (5) into Equation (2) yields the following equations:
tD(RO) + (Nf − 1)×
(
(C
′
1 + C
′
2)VDD
Kt(VDD − Vt)α
)
≥
NL ×
(
(C
′
1 + C
′
2)VDD
Kt(VDD − Vt)α
) (6)
tD(RO) ≥ (NL −Nf + 1)×
(
(C
′
1 + C
′
2)VDD
Kt(VDD − Vt)α
)
(7)
Using tD(RO) from Equation (3):
Kc(Ri(C
′
1+C
′
2)+RO×C
′
2) ≥
(NL −Nf + 1)(C ′1 + C
′
2)VDD
Kt(VDD − Vt)α
(8)
Substituting Ri and making simple manipulations yields:
RO ≥ (NL −Nf + 1)(C
′
1 + C
′
2)VDD −Kf (C
′
1 + C
′
2)VDD
KcKtC
′
2(VDD − Vt)α
(9)
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Fig. 3. Graphical Illustration for ROTH Dependence on Longest Path Delay,
Fault-free Slack Interval and the Corresponding Delay Behavior at ROTH
Replacing K, K
′
and Cf by Kr, Kc, Kt and (C
′
1 +C
′
2)/C
′
2
reduces the formula to:
RO ≥ (NL −Nf + 1)CfVDD −K
′
CfVDD
K(VDD − Vt)α (10)
For paths with large slack interval, the approximation holds
(NL −Nf )CfVDD  (1−K ′)CfVDD which yields,
RO ' (NL −Nf )CfVDD
K(VDD − Vt)α (11)
Cf can be considered here as layout and fault location depen-
dent parameter shaping the relative total segment capacitance
(C
′
1 + C
′
2) to the portion driven by fault (C
′
2). In nanometric
designs, α is almost 1 due to velocity saturation effects,
therefore, the minimum detectable fault, the open resistance
detection threshold ROTH , can be written as:
ROTH ∝ (NL −Nf )Cf
(1− VtVDD )
(12)
The formula in (12) qualitatively captures the main de-
tectability dependencies of ROF. It suggests that the detection
threshold is proportional to the slack interval lenght of affected
path (i.e. (Nf − NL)) which in turn depends on test speed.
In other words, the detectability is improved by increasing
the test speed so as to minimize slack interval while using
the lowest Vt and highest VDD. This formula agrees with the
literature [4], [5], [9]. However, the exact relationship requires
the consideration of input slope dependent inverter-output
voltage evolution waveform [11] incorporating short-channel
effects in CMOS triode, saturation [12] and sub-threshold
regions [13], the voltage-dependent transition slope effect [14],
voltage-dependent CMOS diffusion capacitances and layout-
dependent coupling capacitances [3], as they strongly impact
the average channel resistance in Equation 4 and the effective
capacitance in Equation 12.
To explain the above-mentioned voltage-detectability depen-
dencies more accurately, the model in [15] can be used as
in Fig. 3. The figure depicts a generalized faulty path delay
behavior for different RO values shown along the inner circular
3axis (ROmin - ROFull) and corresponding delay on the outer
circular axis with respective increasing or decreasing behaviors
(Bhv(01), Bhv(02),...,Bhv(N)). For RO values greater than
ROTH the fault is detectable, otherwise, the fault remains
undetectable. By increasing the test speed to capture small
delay faults, the delay behavior with VDD of the longest path
and the corresponding faulty path given the slack interval can
become different thereby coverage maximization might imply
different VDD selection.
Consequently, detectability dependencies on VDD based on
test speed can be hypothesized. The remainder of this brief
explains the method used to evaluate this likelihood, and the
results obtained in detail.
III. EMPIRICAL ANALYSIS
In this empirical analysis, the VDD value that provides
optimal detectability, inferred from ROTH , is obtained from
exhaustive parametric circuit-level simulations. The value for
ROTH is computed using the delay information of the faulty
path at all resistance values (ROs) and that of the test clock
period. To explain the hybrid numerical-circuit simulation
method in determining the ROTH , a path delay example is
considered in Fig. 4. In this figure, the path delay values at
discrete RO values labelled as cross and square marks for
two different VDD values is shown. The discrete values of
open resistances used in the simulation were [50, 1k, 10k,
50k, 100k, 500k, 1M, 5M, 10M]. The value of 50 Ω, denoting
the minimum open resistance ROmin, is arbitrarily selected
to account for the parasitic interconnect resistance, whereas
the rest were selected in a semi-logarithmic manner to mimic
the distribution reported in [1]. Other values for resistances
were also used and similar results were observed. SPLINE
interpolation is used to obtain a continuous delay waveform
for the entire RO axis. ROTH is obtained by finding the
intersection between the test clock period (TCP ) and faulty
path delay at different VDD.
Once all resistance detection thresholds are known then the
VDD that provides the best detectability can be identified by
searching all VDD and test patterns for the minimum ROTH
and reporting the corresponding VDD value. This procedure is
repeated for all faults (ROF s) in each design. The considered
faults are the inter-cells faults (not covering the intra-cell
locations), however, due to the ATPG’s capability to generate
transition test patterns [16], the final number of faults are less.
Finally, the selected voltages are reported.
The detectability was evaluated at-speed and faster-than-
at-speed. In at-speed tests, the test clock period, TCP was
determined in each simulation by finding the longest path
delay obtained for each VDD and Vt. In faster-than-at-speed
tests, TCP values were identified by finding shorter path
delays at different percentiles of the path delay population
and test results that sensitize larger paths are discarded.
This percentile is called here the test clock period percentile
(TCPP ) which describes the percentage of paths which are
considered in the analysis, sorted in ascending order according
to the delay of the path, compared to the total number of paths.
For example, 100% TCPP means that the test clock period is
Fig. 4. ROTH Computation Using SPLINE Interpolation for Faulty Path
Delay at VDD1 (solid lines) and VDD2 (dashed lines) Supply Voltages
TABLE I
TRANSISTOR MODELS AND RESPECTIVE VDD AND Vt SETTINGS
Tech
VDD Standard Vt High Vt
H M L |V tn| |V tp| |V tn| |V tp|
130nm 1.20 1.00 0.80 0.28 0.27 0.39 0.41
32nm 0.90 0.80 0.70 0.51 0.37 0.63 0.58
16nm 0.70 0.65 0.59 0.48 0.43 0.68 0.69
equivalent to the longest path delay. Whereas, 75%, 50%, and
25% mean that the test clock period is equal to the respective
lower percentiles of the longest path delay.
The simulation was carried out on a representative set of
benchmark circuits [17]–[19] using 130nm, 32nm and 16nm
technology models (from Silterra and the Berkeley Predictive
Technology Models (BPTM) [20] for Hi-K/metal gate/strained
Si technologies respectively). The corresponding VDD and Vt
values used are given in Table I, whereby the highest VDD
value, the median VDD value and the lowest value are denoted
as VDDH , VDDM and VDDL respectively. For the 16nm
transistor model, the values imply that the design operates in
the near and sub-threshold regions to give some insights on
fault detectability in such an operating environment. Finally, to
mimic the effect of process variability in this analysis, the test
clock period was scaled by 125% at each VDD to account for
worst case delay spread as shown in previous literature [10],
[21].
IV. RESULTS AND DISCUSSION
Results were obtained for variety of circuits (c17, s27,
b01, c432, c499, c880, c1355, c1908, c2670, c3540 and
c6288), portions of them were published elsewhere [22],
show consistent observations. However due to space limit and
analysis accuracy, only very accurate results for small circuit
simulations showing optimum voltage selection at different
speeds for 130nm, 32nm and 16nm technologies are given in
4TABLE II
OPTIMAL VDD SELECTION FOR AT-SPEED AND FASTER-THAN-AT-SPEED TESTS FOR 130NM, 32NM AND 16NM TECHNOLOGIES
Technology 130nm 32nm 16nm
Ckt TCPP VDDH VDDM VDDL VDDH VDDM VDDL VDDH VDDM VDDL
c17
100 9 0 0 9 0 0 9 0 0
75 4 3 0 9 0 0 9 0 0
50 7 0 0 9 0 0 9 0 0
25 5 0 0 5 0 0 5 0 0
s27
100 14 0 0 14 0 0 14 0 0
75 13 0 0 14 0 0 14 0 0
50 11 0 0 13 0 1 13 0 1
25 8 0 0 10 0 1 7 1 0
b01
100 40 0 0 40 0 0 22 0 0
75 40 0 0 40 0 0 16 0 0
50 29 0 2 32 5 3 11 0 0
25 16 0 2 23 0 0 5 0 0
MultiVDD Tests 25% 25% 16%
Table II. Even though the worsen variability impact at reduced
VDD is considered here (unlike in [22]), the results show that
up to 25% of the cases are optimally detected at reduced VDD,
thus suggesting multi-VDD testing scheme for these particular
runs. Without considering the variability, the percentage was
even more (60%), substantiating Rossello´ et al findings in [10].
Upon investigating the cases motivating multi-VDD test
scheme, it is found that almost all of those cases (including
those not reported here) occurred when tests were made at
faster-than the nominal speed. This can be explained by the
change of longest path delay behavior and that of the faulty
path with VDD as follows. Due to path delay ranking depen-
dence on VDD, the longest path delay behavior at particular
percentiles exhibit weaker delay ratio at VDDM and VDDL
compared to that at VDDH of other percentiles. Reducing the
test speed causes consequent slack interval reduction thereby
allowing new manifestation of faulty path delay behavior (as
demonstrated earlier in Fig. 3). Whenever the behavior of
corresponding RO range exhibits increased delay ratio at
VDDM and VDDL (decreasing or mid-bump behavior patterns)
compared to that at VDDH , VDDM and VDDL cause earlier
fault detection compared to VDDH thereby making them more
optimal for test. For example, when running the test for c17
circuit synthesized on 16nm technology at the speed of the
40th percentile, three faults were optimally tested at VDDM ,
however, it returns back to zero when test speed is set at
50th and 25th percentiles due to change of new longest path
delay behavior and that of the faulty path at given slack
interval. Remarkably, such speed-dependent detectability was
not observed and deemed unlikely to manifest in design-blocks
that uses single Hight-Vt library or totally operate in near/sub-
threshold regions due to the observed absence of path delay
ordering dependence on VDD possibly due to the consistent
dramatic monotonic increase of delay at reduced VDD for all
path delay population.
In summary, optimal VDD selection for testing resistive
open faults shows speed-dependency in multi-VDD and multi-
Vt designs. The probability of this dependence is higher for
faster-than-at-speed tests compared to at-speed, and in multi-
VDD/multi-Vt designs compared to those operating in sub-
threshold or using single high Vt design. This knowledge can
be incorporated in test speed selection that minimizes cost
without compromizing quality.
To incorporate this knowledge in test generation framework,
a path-aware test pattern generator such as [23] can be used.
To reduce time consuming circuit-level simulation per standard
cell, each ROF can be simulated at cell level with various
combinations of driving strengths and capacitive loads. A
database of the resulting additional delays incorporated in
statistical timing analysis per standard cell such as [24] can be
then used for any circuit to calculate the ROTH for any given
slack interval and VDD value. Additionally to improve test
quality, layout and switching dependent induced noise from
neighbouring networks such as in [3] can be considered. Due
to the possible voltage variation due to ground bounce and IR
drop, test generation robustness can be enhanced by exploiting
the ”don’t care” pattern so that its impact is reduced [25].
Finally, to distinguish between delay faults due to variability
and that due to ROF, the transition-dependent ROF-induced
delay behavior explained in [15] can be exploited.
V. CONCLUSION
The optimal detectability of resistive open faults exhibits
test speed-dependency in multi-VDD and multi-Vt nanometric
designs. This dependency may suggest a multi-VDD test
scheme depending on the exact test speed selection. This is due
to the speed-dependent delay-voltage behavior of the longest
path and the faulty-size dependent delay behavior of faulty
paths. This knowledge can be exploited in small delay test
pattern generation by carefully selecting the test speed such
that single or minimum number of VDD levels is required
for optimal fault coverage so to minimize possibilities of test
escapes while maintaining low test cost.
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